#### (19)日本国特許庁(JP)

## (12) 公開特許公報(A)

(11)特許出願公開番号

## 特開平9-219421

(43)公開日 平成9年(1997)8月19日

| (51) Int.Cl. <sup>6</sup> | 識別記号            | 庁内整理番号 | FI      |               | 技術表示箇所           |          |    |  |
|---------------------------|-----------------|--------|---------|---------------|------------------|----------|----|--|
| H01L 21/60                | 311             |        | H01L    | 21/60         | 311              | S        |    |  |
| 21/301                    |                 |        |         | 21/78         | 4                | Α        |    |  |
| 21/321                    |                 |        | 21/92   |               | 602D             |          |    |  |
|                           |                 |        |         |               | 604A             |          |    |  |
|                           |                 |        |         |               | 604              | 604J     |    |  |
|                           |                 |        | 審査請求    | え 未請求         | 請求項の数26          | OL (全 8  | 頁) |  |
| (21)出願番号                  | 特願平8-26434      |        | (71)出願/ | √ 0000051     | 000005108        |          |    |  |
|                           |                 |        |         | 株式会社          | 生日立製作所           |          |    |  |
| (22)出顧日                   | 平成8年(1996)2月14日 |        |         | 東京都           | 千代田区神田駿河         | 可台四丁目6番  | 地  |  |
|                           |                 |        | (72)発明者 | <b>昼谷部</b>    | 昭男               |          |    |  |
|                           |                 |        |         | 東京都/          | <b>小平市上水本町</b> ( | 5丁目20番1号 | 株  |  |
|                           |                 |        |         | 式会社           | 会社日立製作所半導体事業部內   |          |    |  |
|                           |                 |        | (72)発明者 | 客 宮本 名        | <b>发夫</b>        |          |    |  |
|                           |                 |        |         | 東京都位          | 小平市上水本町 8        | 5丁目20番1号 | 株  |  |
|                           |                 |        |         | 式会社           | 3立製作所半導体         | 本事業部内    |    |  |
| •                         |                 |        | (72)発明者 | 新 有馬 <b>芽</b> | 类                |          |    |  |
|                           | •               |        | İ       |               | 小平市上水本町 5        |          | 株  |  |
|                           |                 |        |         |               | 日立製作所半導体         | 本事業部内    |    |  |
|                           |                 |        | (74)代理/ | 十里士           | 小川 勝男            |          |    |  |
|                           |                 |        |         |               |                  | 最終頁に     | 続く |  |


#### (54) 【発明の名称】 半導体電子部品の製造方法およびウエハ

#### (57)【要約】

【課題】半導体電子部品をそのチップサイズとほぼ同程 度の大きさにて、しかも高信頼のものを安価に製造,提 供する事を目的とする。

【解決手段】ウエハを基本単位としてPKG工程を経る。

【効果】最も安価で信頼性の高いチップサイズPKGが得られる。









「 Include

# MicroPatent® PatSearch FullText: Record 1 of 1

Search scope: US EP WO JP; Full patent spec.

Years: 1990-2001

T xt: Patent/Publication No.: JP09219421

[no drawing available]

Download This Patent

· Family Lookup

Go to first matching text

JP09219421

### MANUFACTURE OF SEMICONDUCTOR ELECTRONIC COMPONENT AND WAFER HITACHI LTD

Inventor(s): HASEBE AKIO; MIYAMOTO TOSHIO; ARIMA HIDEO; YAMAMOTO KENICHI; HARUTA AKIRA; TSUBOSAKI KUNIHIRO; MORINAGA KENICHIRO Application No. 08026434, Filed 19960214, Published 19970819

Abstract: PROBLEM TO BE SOLVED: To shorten a TAT and reduce the cost of the TAT by a method wherein stud bump electrodes made of solder are respectively formed again on the point parts of first-layer electrodes, second-layer electrodes of a shape uniformized by reflowing the stud bump electrodes are formed and a wafer is diced into chips to obtain chipsized packages.

SOLUTION: Solder stud bump electrodes 2 formed on a wafer 1 are subjected to leveling, electrodes 2a are formed and organic materials 3 and 4 are respectively provided on both surfaces of the surface and rear of the wafer 1 formed with the electrodes 2a making to interpose the wafer 1 between them by molding, coating or the like. A surface treatment, such as a polishing treatment, of these bump electrodes 2a and first electrodes 2b is performed, which respectively have a bump electrode upper part which is new and is easily wetted, are formed. Solder stud bump electrodes 2c are respectively formed again on the point parts of the electrodes 2b, the wafer 1 is reflowed to form second electrodes 2d obtainable by making even the electrodes 2c and the wafer 1 is diced into chips to obtain chip-sized packages.

Int'l Class: H01L02160: H01L021301 H01L021321

MicroPatent Reference Number: 000098448

COPYRIGHT: (C) 1997JPO

Home Search





┌ Include

For further information, please contact: Technical Support | Billing | Sales | General Information